

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX SYMBOL SUPPORTING INFORMATION NOTE: USED-ON TABLE CURRENT DRAIN RECORD OF CHANGE?	1	4
CIRCUIT SCHEMATIC	2	3
COMPONENT LIST	3	2
CIRCUIT DESCRIPTION	4	4

SYMBOL
SERIAL PERIPHERAL
INTERFACE C
ELEMENT IDENT

TERM. MOD.	FUNC.	TERM.	LOC.
R000	I	202	2A3
R010	I	201	2A3
R020	I	300	2A2
R030	I	002	2A4
R040	I	101	2A3
R050	I	100	2A3
R120	I	301	2A1
R130	I	302	2A1
R140	I	001	2A1
R150	I	203	2A0
ERG	I	117	5A7
RSET1	I	014	5A8
RSET01	I	113	3A5
RSP00R	I	111	2A5
SCB10	I	010	2A5
SCB20	I	102	2A4
SPC1	I	018	2A7
STP00R	I	118	2A8
SYNCO	I	303	2A5
WATTO	I	104	2A7
101ST0	B	019	2A8
ACKIO	B	003	2A1
CLK	B	103	2A6
Q1NFO	B	013	3A3
H0A1	B	204	2A6
H0B1	B	304	2A5
IKIT0	B	318	2A1
PL1000	B	112	3A2
R00	B	216	2A4
R00	B	007	2A5
S00	B	011	2A0
SPER1	B	114	2A9
SSTO	B	217	2A1
STRN1	B	110	3A6
+S	P	200,119	3A3
GR0	G	200,319	3A3

RECORD OF CHANGES

DATE	PREP	STD	NFR	SEE
ISS	FURN	DISC	DISC	NOTE
301	NONE	Z		

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	2H

CURRENT DRAIN: 325mA

NOTES:

- GROUND RETURN
- UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL "(PLUS)"
OR "(MINUS)" ARE 1/4 VOLTS

- BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS


IC CODE	BAT. TERM.	GRD TERM.
41A2	1A	8
41A2	1A	7,8
41B1	1A	8
41B1	1A	7,8
41C1	1A	8
41C1	1A	7,8
41C5	1A	8
41U	1A	8

- BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+S	000,119
GR0	200,319

- HORIZONTAL MOUNTING CENTERS AT 0.50 INCH.

- INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIDE SHOWN)



UNMARKED COMPONENTS ARE FILTER CAPACITORS

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK7
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE, (ANY HIGHER SERIES IS ACCEPTABLE)	
ACCEPTABLE SERIES	1.2

SHEET INDEX NOTES

- WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
- THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
- THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
- SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
- THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

NOTICE—NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

787 CIRCUIT PACK
SERIAL PERIPHERAL INTERFACE C
CIRCUIT

AT&T
STANDARD

CPS-JK7

4 SHEETS

BELL TELEPHONE LABORATORIES

2


65

SERIAL PERIPHERAL INTERFACE 0

SERIAL PERIPHERAL INTERFACE 0



PART OF CPS JK7 SERIAL PERIPHERAL INTERFACE C



PART OF CPS JK7 SERIAL PERIPHERAL INTERFACE C

COMMENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEN ID	IC7 41CB	IC3 41CA	IC4 41BR	IC7 41CG	IC8 41BR	IC9 41BR	IC10 41BR	IC11 41BR	IC12 41BR	IC13 41U	IC14 41AE
	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	R00 205	S570 201	T11 3E2	CMW 3C1	W1401 280	SYNCR1 28A	G5W0 3F3	ESPER1 2F9	STRTR1 3FA	TEB2 305	
B	R00 264	INT0 261	T31 3E3	CMW 3C1	W1401 281	SYNCR1 28B	G5W0 3F3	ESPER1 2F9	STRTR1 3FA	TEB2 305	
C	SP2570 263	S00 200	NL010 3E2	CMW 3C1	W1401 281	SYNCR1 28B	G5W0 3F3	ESPER1 2F9	STRTR1 3FA	TEB2 305	
D	CL00 264	ACED 201	PL000 3F2	CMW 3C1	W1401 281	SYNCR1 28B	G5W0 3F3	ESPER1 2F9	STRTR1 3FA	TEB2 305	
E											
F											
G											

LOC CODE ELEN ID	IC15 41U	IC16 41AE	IC17 41U	IC18 41BR	IC19 41U	IC20 41AE	IC21 41CF	IC22 41BR	IC23 41U	IC24 41CF										
DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC									
A	ANAB0	3E1	CH04	2F6	BACNO	301	SETDA	385	ERLO	3F8	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
B	SC0810	205			MTB01	207	TEB01	385	ERLO	3F8	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
C	1015P0	3E3			MTB01	207	TEB01	385	ERLO	3F8	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
D	JM0681	304			STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
E					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
F					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
G					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
H					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
I					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
J					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
K					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
L					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
M					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
N					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
O					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
P					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
Q					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
R					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
S					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
T					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
U					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
V					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
W					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
X					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
Y					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305
Z					STT01	2F7	HOA1	384	ERLO	3F7	ERSA	306	TEGN	3B1	ESPER1	2F9	STRTR1	3FA	TEB2	305

CAPACITOR

DESIG	CODE
[2] C1-C21	K5-20616 L1A,301
[4] C22-C25	601A,5

RESISTOR

DESIG	CODE
[2] R1,R2	K5-20616 L1A,301
[2] R3,R4	365
R5	301
R6	K5-20616 L1A,301

CIRCUIT DESCRIPTION:

THE JK7 CIRCUIT PACK PROVIDES MOST OF THE CONTROL FUNCTIONS OF THE SERIAL PERIPHERAL INTERFACE (SPI) IN THESE FUNCTIONS INCLUDE THE SUPERVISION OF THE I/O SHIFT REGISTER (ON 464) WHICH RECEIVES OR TRANSMITS 21-BIT MESSAGES ON A SERIAL CHANNEL OF THE 3A CC. JK7 ALSO CONTROLS HANDSHAKING WITH PERIPHERAL UNITS RESIDING ON THE COMMON PARALLEL BUS DERIVED FROM THE I/O PARALLEL OUTPUTS.

COMMON INFORMATION FROM THE 3A CC IS BROUGHT TO JK7 IN PARALLEL ON THREE GROUPS OF I/O OUTPUT LEADS: THE START CODE GROUP (S5010, S5020), THE DEVICE CODE GROUP (S0000 THROUGH S0050), AND THE COMMAND GROUP (S1200 THROUGH S1500). THE APPEARANCE OF A 011 START CODE IN THE I/O OF JK7 ASSERTS PARALLEL BUS COMMAND LEAD DURING PERIOD T1 OF THE 47-TIME SEQUENCE. IF THE SPI IS NOT ADDRESSSED A 101 START CODE SIMILARLY ASSERTS R00 DURING T1. THE SPI IS ADDRESSSED WHEN AN 000111 DEVICE CODE ACCOMPANIES A 101 START CODE DURING T1. THE 000111 DEVICE CODE IS DECODED BY 70V0 WHICH INHIBITS R00. AN ADDRESSSED SPI ASSERTS SYNC DURING T1 AND CLOCKS THE COMMAND GROUP INFORMATION INTO THE COMMAND REGISTER (CMR) ON THE TRAILING EDGE OF T1. A SET BIT IN CMR ASSERTS THE CORRESPONDING COMMAND LEAD (S00, INT0, ACED, OR S570) DURING PERIOD T3. THE CMR SET BIT IS NORMALLY IN THE SET STATE WHEN THE SPI IS NOT ADDRESSSED.

THE SEQUENCING PERFORMED ON JK7 CAN BE PARTITIONED INTO THREE MAJOR SEGMENTS, NAMELY THE SEND ORDER (T1), GET REPLY (T3), AND ERROR SEQUENCES. T1 AND T3 ARE CONTROLLED BY T1/T3 SEQUENCER TEGN WHILE T2/T3 CONTROLS THE ERROR SEQUENCE. TEGN IS CLOCKED BY THE PULSE TRAIN APPEARING ON RSP0A. RSP0A IS DIVIDED BY TWO TO CLOCK ERTCH AND BY FOUR TO PRODUCE BUS CLOCK SIGNALS ON THE CLK LEAD. TEGN AND ERTCH NORMALLY IDLE IN THE CLEARED STATE AS DO F/Fs ERSB AND ERSB. THE TERT AND TERT F/Fs IDLE IN THE SET STATE.

CIRCUIT DESCRIPTION (CONT):

THE REGISTRATION OF A 21-BIT CC MESSAGE IN THE I/O ACTIVATES LEADS L00 AND L01. IF SPI IS FALSE AT THIS TIME, NO SERIAL PARITY ERRORS ARE INDICATED UNTIL S5700 DRIVES THE TEGN SERIAL INPUT HIGH TO BEGIN THE SEND ORDER SEQUENCE. TEGN STATE 000000 = NOT ASSERTS 0100 WHICH GATES THE I/O BUS ONTO THE BUS. TEGN 011 ASSERTS T11 WHICH GATES R00 OR R00 ONTO THE BUS, DEPENDING ON THE RECEIVED START CODE. A 101 START CODE ACCOMPANIED BY THE SPI DEVICE CODE INHIBITS SCD AND QINP0, ASSERTS SYNC VIA S5210, AND ENABLES THE COMMAND GROUP INPUTS OF CMR. TEGN 111 CAUSES THE SEQUENCER TO SUSPEND FURTHER ACTION UNTIL SYNC IS RETURNED IN RESPONSE TO THE COMMAND AND M010 IS INACTIVE. BACNO INQUIRES THAT TEGN REACHES 111 EVEN IF THE SYNC-WAIT CONDITION IS QUICKLY SATISFIED IN T1. WHEN SYNC-WAIT IS SATISFIED, S5700 IS FALSE AND THE TEGN SERIAL INPUT DOES LOW. THE TEGN 111 TO 010 TRANSITION CUTS OFF T11 AND LOWS CMR. THE NEXT CLOCK PULSE CLEARS TEGN, CLEARS THE TEGN F/F, AND INHIBITS G5W0. TEGN MARKS TIME IN THE 000 STATE UNTIL SYNC IS REMOVED.

THE NEGATION OF SYNC DRIVES THE TEGN SERIAL INPUT HIGH ONCE MORE AND BEGINS THE GET REPLY SEQUENCE. TEGN 011 ASSERTS PLB00 AND T31, LATCHING CMR ONTO THE BUS. TEGN HANDS UP IN STATE 111 UNTIL THE SYNC-WAIT CONDITION IS AGAIN SATISFIED. THE 111 TO 110 TRANSITION CUTS OFF T31 AND REACTS PLB00, CLOCKING THE BUS INTO THE I/O. THE FOLLOWING CLOCK PULSE CLEARS TEGN AND THE TERT F/F. THE SEQUENCER MARKS TIME UNTIL SYNC IS REMOVED. THE NEGATION OF SYNC CAUSES ERSB TO BECOME SET ON THE NEXT COMMAND TRANSITION OF RSP0A. THE BUS DEVICE ERROR LEAD IS CHECKED AT THIS TIME AND THE ERROR F/F LATCHES IF ERSB IS TRUE. THE NEXT COMMAND TRANSITION OF RSP0A SETS ERSB. THE ABSENCE OF DEVICE ERRORS RESULTS IN THE ASSERTION OF STRTY WHICH STARTS THE RETURN OF THE SERIAL MESSAGE TO THE PROCESSOR.

CIRCUIT DESCRIPTION (CONT):

THE ERROR SEQUENCE IS CALLED IN WHEN EITHER A SERIAL PARITY ERROR OR DEVICE ERROR OCCURS, BUT THE ACTION TAKEN IN EACH CASE DIFFERS SOMEWHAT. DEVICE ERRORS LATCH THE DEL F/F FOLLOWING THE GET REPLY SEQUENCE. STRTY IS TEMPORARILY INHIBITED WHILE ERTCH ASSERTS 101010 AND FORCES THE ERTCH SERIAL INPUT HIGH. ERTCH FIRST ACTIVATES PLB00 AND GINP0 WHICH GATES THE I/O BUS ONTO THE BUS. 101010 FORCES A 101 START CODE AS THE TRAILING EDGE OF PLB00 LOADS THE BUS BACK INTO THE I/O. ERTCH THEN ASSERTS STRTY TO COMPLETE THE SEQUENCE.

SERIAL PARITY ERRORS OCCUR JUST AS THE SERIAL MESSAGE FROM THE CC IS REGISTERED IN THE I/O. A SERIAL PARITY ERROR (SPI-S5700 TRUE) ASSERTS SPEA1 AND 101010, STARTS THE ERROR SEQUENCE, AND T3/T3-T5 THE TEGN SERIAL INPUT DOES BY DISABLING S5700. ERTCH PULSES PLB00 WHICH LOADS THE I/O WITH THE PARITY ERROR REPLY MESSAGE AND A 101 START CODE. ERTCH THEN ASSERTS STRTY TO COMPLETE THE SEQUENCE.

ASSET1 AND ASSET1 ARE PULSED TO RETURN THE SEQUENCING ELEMENTS TO THEIR IDLE STATES ONCE THE CC RECEIVES THE REPLY MESSAGE.

JK7 CIRCUIT PAGE

(2)

CPS-JK7
SHEET 4

BELL TELEPHONE LABORATORIES
INCORPORATED

65

481